Features

- Low-voltage and Standard-voltage Operation
 - 1.8 (V_{cc} = 1.8V to 5.5V)
- Internally Organized 128 x 8 (1K)
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 1 MHz (5V), 400 kHz (1.8V, 2.5V, 2.7V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 8-byte Page (1K) Write Modes
- Partial Page Writes Allowed
- Self-timed Write Cycle (5 ms max)
- · High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23, 8-lead TSSOP and 8-ball dBGA2 Packages
- · Lead-free/Halogen-free
- · Die Sales: Wafer Form and Tape and Reel

Description

The AT24C01B provides 1024 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT24C01B is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23, 8-lead TSSOP, and 8-ball dBGA2 packages and is accessed via a Two-wire serial interface. In addition, the AT24C01B is available in 1.8V (1.8V to 5.5V) version.


| Table 0-1. | Pin Configuration |
|------------|-------------------|
|------------|-------------------|

| Pin Name | Function | 8 |
|----------|--------------------|---|
| A0 - A2 | Address Inputs | |
| SDA | Serial Data | |
| SCL | Serial Clock Input | |
| WP | Write Protect | |
| GND | Ground | |
| VCC | Power Supply | |

Note: For use of 5-lead SOT23, the software A2, A1, and A0 bits in the device address word must be set to zero to properly communicate.

| -lead Ultra Thi | n Mi | ni-N | MAP (MLP 2x3) |
|-----------------|-------|-------|---------------|
| VCC | 8 | | A0 |
| WP | | 2 | |
| SCL | | | |
| SDA | 5 | 4 | GND |
| Bo | ottom | i Vie | W |

| 8-le | ad TS | SS | OP |
|-------|-------|----|-------|
| A0 🗆 | 1 | 8 | 🗅 vcc |
| A1 🗆 | 2 | 7 | 🗆 WP |
| A2 🗆 | 3 | 6 | |
| GND 🗆 | 4 | 5 | 🗆 SDA |



| | ball d | BG | A2 |
|------------|--------|-----|-----|
| VCC WP | 8 | € | A0 |
| WP | 7 | 2 | A1 |
| SCL | 6 | 3 | A2 |
| SCL SDA | 5 | 4 | GND |
| Bo | ottom | Vie | ew |
| 8- | lead | so | IC |
| 0 | 1 | 8 | |
| 1 | 2 | 7 | WP |

A0

| A1 🗔 | 2 | 7 | 🗀 WP |
|-------|---|---|-------|
| A2 🗔 | 3 | 6 | |
| GND 🗔 | 4 | 5 | 🗀 SDA |
| | | | 1 |

| 8- | le | ad PD | IP |
|-------|----|---------|------|
| A0 🗆 | 1 | igsim 8 | |
| A1 🗆 | 2 | 7 | 🗆 WP |
| A2 🗆 | 3 | 6 | SCL |
| GND 🗆 | 4 | 5 | SDA |



Two-wire Serial EEPROM

1K (128 x 8)

AT24C01B







Absolute Maximum Ratings

| Operating Temperature55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage 6.25V |
| DC Output Current 5.0 mA |
| |

Figure 0-1. Block Diagram





² AT24C01B

1. Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01B. As many as eight 1K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

WRITE PROTECT (WP): The AT24C01B has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to ground (GND). When the write protect pin is connected to V_{CC} , the write protection feature is enabled and operates as shown in Table 1-1.

Table 1-1. Write Protect

| | Part of the Array Protected |
|--------------------|------------------------------|
| WP Pin | |
| Status | 24C01B |
| At V _{CC} | Full (1K) Array |
| At GND | Normal Read/Write Operations |

2. Memory Organization

AT24C01B, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each, the 1K requires an 7-bit data word address for random word addressing. (See Figure 8-2 on page 10)





Table 2-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$

| Symbol | Test Condition | Мах | Units | Conditions |
|------------------|--|-----|-------|-----------------------|
| C _{I/O} | Input/Output Capacitance (SDA) | 8 | pF | V _{I/O} = 0V |
| C _{IN} | Input Capacitance (A ₀ , A ₁ , A ₂ , SCL) | 6 | pF | $V_{IN} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.

Table 2-2.DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to +85°C, $V_{CC} = +1.8V$ to +5.5V, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Тур | Max | Units |
|------------------|---|---------------------------------------|-----------------------|------|-----------------------|-------|
| V _{CC1} | Supply Voltage | | 1.8 | | 5.5 | V |
| V _{CC2} | Supply Voltage | | 2.5 | | 5.5 | V |
| V _{CC3} | Supply Voltage | | 2.7 | | 5.5 | V |
| V _{CC4} | Supply Voltage | | 4.5 | | 5.5 | V |
| I _{cc} | Supply Current V _{CC} = 5.0V | READ at 100 kHz | | 0.4 | 1.0 | mA |
| I _{cc} | Supply Current V _{CC} = 5.0V | WRITE at 100 kHz | | 2.0 | 3.0 | mA |
| I _{SB1} | Standby Current V _{CC} = 1.8V | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | 0.6 | 3.0 | μA |
| I _{SB2} | Standby Current V _{CC} = 2.5V | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | 1.4 | 4.0 | μA |
| I _{SB3} | Standby Current V _{CC} = 2.7V | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | 1.6 | 4.0 | μA |
| I _{SB4} | Standby Current V _{CC} = 5.0V | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | 8.0 | 18.0 | μA |
| ILI | Input Leakage Current | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | 0.10 | 3.0 | μA |
| I _{LO} | Output Leakage Current | $V_{OUT} = V_{CC} \text{ or } V_{SS}$ | | 0.05 | 3.0 | μA |
| V _{IL} | Input Low Level ⁽¹⁾ | | -0.6 | | V _{CC} x 0.3 | V |
| V _{IH} | Input High Level ⁽¹⁾ | | V _{CC} x 0.7 | | V _{CC} + 0.5 | V |
| V _{OL2} | Output Low Level V _{CC} = 3.0V | I _{OL} = 2.1 mA | | | 0.4 | V |
| V _{OL1} | Output Low Level V _{CC} = 1.8V | I _{OL} = 0.15 mA | | | 0.2 | V |

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

4

AT24C01B

Table 2-3.AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to +85°C, $V_{CC} = +1.8V$ to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

| | | 1.8, 2 | .5, 2.7 | 5.0-volt | | Units |
|--------------------------|---|-----------|---------|-----------------|------|-------|
| Symbol | Parameter | | Max | Min | Мах | |
| f _{SCL} | Clock Frequency, SCL | | 400 | | 1000 | kHz |
| t _{LOW} | Clock Pulse Width Low | 1.2 | | 0.4 | | μs |
| t _{HIGH} | Clock Pulse Width High | 0.6 | | 0.4 | | μs |
| t _I | Noise Suppression Time | | 50 | | 40 | ns |
| t _{AA} | Clock Low to Data Out Valid | 0.1 | 0.9 | 0.05 | 0.55 | μs |
| t _{BUF} | Time the bus must be free before a new transmission can start | 1.2 | | 0.5 | | μs |
| t _{HD.STA} | Start Hold Time | 0.6 | | 0.25 | | μs |
| t _{SU.STA} | Start Setup Time | 0.6 | | 0.25 | | μs |
| t _{HD.DAT} | Data In Hold Time | 0 | | 0 | | μs |
| t _{SU.DAT} | Data In Setup Time | 100 | | 100 | | ns |
| t _R | Inputs Rise Time ⁽¹⁾ | | 0.3 | | 0.3 | μs |
| t _F | Inputs Fall Time ⁽¹⁾ | | 300 | | 100 | ns |
| t _{SU.STO} | Stop Setup Time | 0.6 | | .25 | | μs |
| t _{DH} | Data Out Hold Time | 50 | | 50 | | ns |
| t _{WR} | Write Cycle Time | | 5 | | 5 | ms |
| Endurance ⁽¹⁾ | 5.0V, 25°C, Byte Mode | 1 Million | | Write Cycles | | |

Note: 1. This parameter is ensured by characterization only.





3. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 5-2 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below.


START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5-3 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5-3 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The AT24C01B features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

2-WIRE SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps: (a) Create a start bit condition, (b) Clock 9 cycles, (c) Create another start bit followed by a stop bit condition as shown below. The device is ready for next communication after above steps have been completed.



6

4. Bus Timing






Figure 4-1. SCL: Serial Clock, SDA: Serial Data I/O[®]

5. Write Cycle Timing







Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.









6. Device Addressing

The 1K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 8-1).

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the EEPROM devices.

The next 3 bits are the A2, A1 and A0 device address bits for the 1K EEPROM. These 3 bits must compare to their corresponding hard-wired input pins.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state.

7. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8-2 on page 10).

PAGE WRITE: The 1K EEPROM is capable of an 8-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 8-3 on page 11).

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.





8. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 8-4 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-5 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-6 on page 12).










Figure 8-2. Byte Write




AT24C01B












(* = Don't Care Bit)





Figure 8-6. Sequential Read



12 AT24C01B

AT24C01B Ordering Information

| Ordering Code | Package | Voltage Range | Operation Range | |
|---|----------|------------------|---|--|
| AT24C01B-PU (Bulk form only) | 8P3 | 1.8V to 5.5V | | |
| AT24C01BN-SH-B ⁽¹⁾ (NiPdAu Lead Finish) | 8S1 | 1.8V to 5.5V | | |
| AT24C01BN-SH-T ⁽²⁾ (NiPdAu Lead Finish) | 8S1 | 1.8V to 5.5V | | |
| AT24C01B-TH-B ⁽¹⁾ (NiPdAu Lead Finish) | 8A2 | 1.8V to 5.5V | Lead-free/Halogen-free/ Industrial Temperature | |
| AT24C01B-TH-T ⁽²⁾ (NiPdAu Lead Finish) | 8A2 | 1.8V to 5.5V | (–40°C to 85°C) | |
| AT24C01BY6-YH ^{-T(2)} (NiPdAu Lead Finish) | 8Y6 | 1.8V to 5.5V | | |
| AT24C01B-TSU ^{-T(2)} | 5TS1 | 1.8V to 5.5V | | |
| AT24C01BU3-UU ^{-T(2)} | 8U3-1 | 1.8V to 5.5V | | |
| AT24C01B-W-11 ⁽³⁾ | Die Sale | 1.8V to 5.5V | Industrial Temperature | |
| | | | (–40°C to 85°C) | |

Notes: 1. "-B" denotes bulk.

2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP, Ultra Thin Mini MAP, SOT 23 and dBGA2 = 5K per reel.

3. Available in tape and reel and wafer form; order as SL788 for inkless wafer form. Please contact Serial Interface Marketing.

| Package Type | | |
|--------------|---|--|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) | |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) | |
| 8A2 | 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) | |
| 8Y6 | 8-lead, 2.0 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm) | |
| 5TS1 | 5-lead, 2.90 mm x 1.60 mm Body, Plastic Thin Shrink Small Outline Package (SOT23) | |
| 8U3-1 | 8-ball, die Ball Grid Array Package (dBGA2) | |





9. Part Marking Scheme

<u>8-PDIP</u>

```
      Seal Year

      TOP MARK
      | Seal Week

      | ---|---|---|---|---|---|

      A
      T
      M

      Lot
      Y
      W

      | ---|---|
      ---|---|
      ---|---|

      0
      1
      B
      1

      | ---|---|
      ---|---|
      ---|---|

      0
      1
      B
      1

      | ---|---|
      ---|---|
      ---|---|

      ×
      Lot
      Number

      | ---|---|
      ---|---|---|
      ---|---|

      ×
      Lot
      Number

      | ---|---|
      ---|---|---|---|
      ---|---|

      |
      Pin 1
      Indicator (Dot)

      U = Material Set
      Y
      Seal Year

      WW = Seal Week
      01B = Device
```

V = Voltage Indicator

*Lot Number to Use ALL Characters in Marking

BOTTOM MARK No Bottom Mark

8-SOIC

```
Seal Year
TOP MARK
                    | Seal Week
                    |---|---|---|---|---|
   A T M L H Y W W
  |---|---|---|---|---|
   0 1 B
                 1
  |---|---|---|---|---|
   * Lot Number
  |---|---|---|---|---|
   Pin 1 Indicator (Dot)
H = Material Set
Y = Seal Year
WW = Seal Week
01B = Device
1 = Voltage Indicator
```

*Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark

8-TSSOP

TOP MARK

WW = Seal Week

01B = Device

1 = Voltage Indicator





```
BOTTOM MARK

|---|---|---|---|---|

X X

|---|---|---|---|---|---|

A A A A A A A

|---|---|---|---|---|---|

<- Pin 1 Indicator

Lot Number
```

XX = Country of Origin AAAAAA = Lot Number

SOT23

|---|---|---| Y M T C |---|---|---|

Y = One Digit Year Code

M = Seal Month

TC = Trace Code

ULTRA THIN MINI MAP

TOP MARK |---|---| 0 1 B |---|---| H 1 |---|---| Y T C |---|---| * Pin 1 Indicator (Dot)

01B = Device

H = Material Set

1 = Voltage Indicator

Y = Year of Assembly

TC = Trace Code

dBGA2

TOP MARK


LINE 1-----> 01BU LINE 2-----> YMTC |<-- Pin 1 This Corner 01B = Device U = Material Set Y = One Digit Year Code M = Seal Month TC = Trace Code






10. Packaging Information

10.1 8P3 – PDIP



AT24C01B


10.2 8S1 – JEDEC SOIC








10.3 8A2 - TSSOP




11. 8Y6 - Mini Map








12. 5TS1 - SOT23



AT24C01B

13. 8U3-1 – dBGA2







Revision History

| Doc. Rev. | Date | Comments |
|-----------|---------|---|
| 5156E | 10/2008 | Modified Ordering Information |
| 5156D | 8/2007 | Added Part Marking Scheme |
| 5156C | 4/2007 | Removed NC and GND from Pin Configuration; Removed Preliminary from page 1 and all headers/footers; Added 2-wire Software Reset; Removed LSB and MSB from figures; Removed waffle pack from die sale order information |
| 5156B | 5/2006 | Ordering information changed; added -B denotes bulk; added bulk ordering codes; added tape and reel ordering codes |
| 5156A | 4/2006 | Initial document release |



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support s_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Atmel:

AT24C01B-PU AT24C01B-TH-B AT24C01BN-SH-B AT24C01B-TH-T AT24C01B-TSU-T AT24C01BN-SH-T AT24C01BU3-UU-T AT24C01BY6-YH-T